

JOB 6804

NEW ZEALAND CHESS SUPPLIES
P.O. BOX 4287
HOMEDALE, WARRIMOO, N.S.W. 2570

13 MAR 1984

NOVAG INDUSTRIES LIMITED

=====


MICRO III (Art No. 841)

SERVICE MANUAL

C O N T E N T S

1. PCB - Schematic Diagram
2. PCB Layout (with Components Location)
3. Parts List
4. Specification (CPU 80C49)

MICRO III CIRCUIT DIAGRAM



MICRO III

Page 3 cont'd

<u>ITEM</u>	<u>NVG P/N</u>	<u>DESCRIPTION</u>	<u>QTY</u>	<u>UNIT PRC (US\$)</u>
13		JUMPER WIRE 80mm (YELLOW)	1	0.01
14		JUMPER WIRE 90mm (BLACK)	1	0.01
15		JUMPER WIRE 110mm (WHITE)	2	0.01
16		JUMPER WIRE 140mm (BLACK)	1	0.01
17		JUMPER WIRE 175mm (RED)	1	0.01
18		BATTERY PAPER CARD	1	0.04
19		BATTERY STRIP	1	0.02
20		WOODGRAIN SHEET - LEFT	1	0.05
21		WOODGRAIN SHEET - RIGHT	1	0.05
22		WOODGRAIN SHEET - FRONT	1	0.05

C) ASSEMBLY : PACKING

<u>ITEM</u>	<u>NVG P/N</u>	<u>DESCRIPTION</u>	<u>QTY</u>	<u>UNIT PRC (US\$)</u>
1	600119	CHESS PIECES - WHITE	20	0.20/set
2	600121	CHESS PIECES - BLACK	20	0.20/set
3	600122	CLEAR COVER	1	0.50
4	970079	INSTRUCTION MANUAL - ENGLISH	1	]]] 0.30
5	970080	INSTRUCTION MANUAL - GERMAN	1	
6	970081	INSTRUCTION MANUAL - FRENCH	1	
7	990066	GIFT BOX	1	0.50
8		WARRANTY CARD	1	0.10
9		POLY BAG 7"x10"	1	0.04
10		BUBBLE BAG	1	0.15
11		RATING LABEL - SERIAL NO	1	0.08
12		CARTON EXPORT	1/20	1.50
13		CARTON INNER	1/10	0.50

MICRO III

Page 2 cont'd

<u>ITEM</u>	<u>NVG P/N</u>	<u>DESCRIPTION</u>	<u>QTY</u>	<u>UNIT PRC (US\$)</u>
23		ELECT CAP 100MFD	1	0.05
24		BARE WIRE 10mm	8	0.01
25		BARE WIRE 15mm	6	0.01
26		JUMPER WIRE 30mm	2	0.01
27		FOAM 10x40mm	1	0.04
28		SCREW 2.6x12 (BLACK)	4	0.01
29		SCREW 2x5 (BLACK)	2	0.01
30		SCREW 2x5 (SLIVER)	2	0.01

B) ASSEMBLY : HOUSING



<u>ITEM</u>	<u>NVG P/N</u>	<u>DESCRIPTION</u>	<u>QTY</u>	<u>UNIT PRC (US\$)</u>
1	200001	27mm PIEZO TRANSDUCER	1	0.20
2	350007	JACK 5.5x2mm	1	0.15
3	510003	8 KEY CONDUCTIVE RUBBER	1	0.15
4	510017	RUBBER FEET	4	0.01
5	510018	BATTERY FOAM PAD	1	0.04
6	530050	BATTERY CONTACT (+)	2	0.05
7	530051	BATTERY CONTACT (-)	2	0.05
8	600022	BATTERY DOOR	1	0.05
9	600116	TOP HOUSING	1	0.80
10	600117	BOTTOM HOUSING	1	0.30
11	600118	KEYTOPS	8	0.08/set
12	600120	KEYBOARD FRAME	1	0.15


cont'd /3

BILL OF MATERIALSMODEL : MICRO III (841)A) ASSEMBLY : MAIN PCB

<u>ITEM</u>	<u>WVG P/N</u>	<u>DESCRIPTION</u>	<u>QTY</u>	<u>UNIT PRC (US\$)</u>
1	010011	CPU 80C49	1	6.60
2	050008	LED 3mm - RED	16	0.10
3	050009	LED 3mm - GREEN	4	0.10
4	100012	KEYBOARD PCB	1	0.15
5	100013	LOGIC PCB	1	0.45
6	110003	8x8 CHOMERIC KEYBOARD	1	0.80
7	130007	1P2T SLIDE SWITCH	1	0.10
8	400017	8 PIN CONNECTOR RIGHT ANGLE	2	0.40
9	410018	9 PIN CONNECTOR ARRAY	1	0.15
10	510015	RUBBER SHEET	1	0.10
11		O.S.C. COIL 40 UH	1	0.10
12		RESISTOR 330 OHM	8	0.01
13		RESISTOR 1.2K OHM	1	0.01
14		RESISTOR 1.5K OHM	3	0.01
15		TR8050/9013H	1	0.10
16		TR 8550/9012H	3	0.10
17		ZENER DIODE 5.6V	2	0.10
18		DIODE IN4148	1	0.05
19		CERAMIC CAP 39PF	1	0.01
20		CERAMIC CAP 47PF	1	0.01
21		ELECT CAP 1 MFD	1	0.05
22		ELECT CAP 10 MFD	1	0.05

cont'd /2





MICRO III KEYBOARD PCB LAYOUT

MITSUBISHI MICROCOMPUTERS
M5L8049-XXXP, P-8, P-6
M5L8039P-11, P-8, P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

DESCRIPTION

The M5L8049-XXXP, P-8, P-6 and M5L8039P-11, P-8, P-6 are 8-bit parallel microcomputers fabricated on a single chip using high-speed N-channel silicon gate ED-MOS technology.

Speed	ROM Type	Internal ROM Type	External ROM Type
11 MHz Type		M5L8049-XXXP	M5L8039P-11
8 MHz Type		M5L8049-XXXP-8	M5L8039P-8
6 MHz Type		M5L8049-XXXP-6	M5L8039P-6


FEATURES

- Single 5V power supply
- Basic machine instructions 96
 - 1-byte instructions: 68
 - 2-byte instructions: 28
- Direct addressing up to 4096 bytes
- Internal RAM 128 bytes
- Built-in timer/event counter 8 bits
- I/O Ports 27 lines
- Easily expandable Memory and I/O:
- Subroutine nesting 8 levels
- External and timer/event counter interrupt . 1 level each
- External RAM 256 bytes
- M5L8049-XXXP/M5L8039P-11, P-6 are interchangeable with Intel's P8049/P8039, P8039-6 in pin configuration and electrical characteristics.

APPLICATION

- Control processor or CPU for a wide variety of applications


PIN CONFIGURATION (TOP VIEW)



FUNCTION

The M5L8049-XXXP and M5L8039P are integrated 8-bit CPUs, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

BLOCK DIAGRAM



MITSUBISHI MICROCOMPUTERS
M5L8049-XXXP,P-8,P-6
M5L8039P-11,P-8,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input or Output	Function
VSS	Ground		Normally connected to ground (0V)
VCC	Main power supply		Connected to 5V power supply
VDD	Power supply		(1) Connected to 5V power supply (2) Used for memory hold when VCC is cut
PROG	Program	Output	Strobe signal for M5L8243P I/O Expander
P1 ₀ ~P1 ₇	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF ₁₀ must first be output to this port. After reset, when not used as an output port nothing can be output.
P2 ₀ ~P2 ₇	Port 2	Input/output	(1) The same as port 1
		Output	(2) P2 ₀ ~P2 ₃ output the high order 4 bits of the program counter when using external program memory
		Input/output	(3) P2 ₀ ~P2 ₃ serve as a 4-bit I/O expander bus for the M5L8243P
D ₀ ~D ₇	Data bus	Input/output	(1) Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched.
			(2) When using external program memory the output of the low-order 8 bits of the program counter are synchronized with ALE. After that the transfer of the instruction code or data from external program memory is synchronized with PSEN.
			(3) The output of addresses for data using external data memory is synchronized with ALE. After that the transfer of data with the external data memory is synchronized with RD/WR (MOVX A, @Rr and MOVX @Rr, A)
T ₀	Test pin 0	Input	(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (J10 m and JN10 m)
		Output	(2) Used for outputting the internal clock signal. (ENT0 CLK)
T ₁	Test pin 1	Input	(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (J11 m and JN11 m)
			(2) When enabled event signals are transferred to the timer/event counter. (STRT CNT)
INT	Interrupt	Input	(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (JN1 m) (2) Used for external interrupt to CPU
RD	Read control	Output	Read control signal used when the CPU requests data from external data memory or external devices to be transferred to the data bus. (MOVX A, @Rr and INS A, BUS)
WR	Write control	Output	Write control signal used when the CPU sends data through the data bus to external data memory or external device. (MOVX @Rr, A and OUTL BUS, A)
RESET	Reset	Input	Control used to initialize the CPU
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
SS	Single step	Input	Control signal used, in conjunction with ALE, to stop the CPU through each instruction, in the single step mode.
EA	External access	Input	(1) Normally maintained at 0V (2) When the level is raised to 5V, external memory will be accessed even when the address is less than 400 ₁₆ (2048)
X ₁ , X ₂	Crystal inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through X ₁ or X ₂ .

MITSUBISHI MICROCOMPUTERS
M5L8049-XXXP, P-8, P-6
M5L8039P-11, P-8, P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-0.5 ~ 7	V
V _{DD}	Supply voltage		-0.5 ~ 7	V
V _I	Input voltage		-0.5 ~ 7	V
V _O	Output voltage		-0.5 ~ 7	V
P _d	Power dissipation	T _a = 25°C	1.5	W
T _{opt}	Operating free air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Norm	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH1}	High-level input voltage, except for A ₁ , X ₁ , RESET	2		V _{CC}	V
V _{IH2}	High-level input voltage, X ₁ , X ₂ , RESET	3.8		V _{CC}	V
V _{IL}	Low-level input voltage	0.5		0.8	V

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = V_{DD} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OL}	Low-level output voltage, BUS, RD, WR, PSEN, ALE	I _{OL} = 2mA			0.45	V
V _{OL1}	Low-level output voltage, except for the above and PHOG	I _{OL} = 1.6mA			0.45	V
V _{OL2}	Low-level output voltage, PHOG	I _{OL} = 1mA			0.45	V
V _{OH}	High-level output voltage, BUS, RD, WR, PSEN, ALE	I _{OH} = -100μA	2.4			V
V _{OH1}	High-level output voltage, except for the above	I _{OH} = -50μA	2.4			V
I _{IL}	Input leak current, I ₁ , INT	V _{SS} = V _{IN} = V _{CC}	-10		10	μA
I _{OL}	Output leak current, BUS, I ₀ , high-impedance state	V _{SS} + 0.45 ≤ V _{IN} ≤ V _{CC}	-10		10	μA
I _{LI}	Input current during low-level input, port	V _{IL} = 0.8V		-0.2		mA
I _{LI2}	Input current during low-level input, RESET, SS	V _{IL} = 0.8V		0.05		mA
I _{DD}	Supply current from V _{DD}	T _a = 25°C		25	50	mA
I _{DD} + I _{CC}	Supply current from V _{DD} and V _{CC}	T _a = 25°C		100	170	mA

TIMING REQUIREMENTS (T_a = 0 ~ 70°C, V_{CC} = V_{DD} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Alternative symbol	Limits									Unit
			M5L8049-XXXP M5L8039P-11			M5L8049-XXXP-8 M5L8039P-8			M5L8049-XXXP-6 M5L8039P-6			
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _C	Cycle time	t _{CY}	1.36		15.0	1.875		15.0	2.5		15.0	μs
t _H (PSEN-D)	Data hold time after PSEN	t _{DR}	0		100	0		150	0		200	ns
t _H (R-D)	Data hold time after RD	t _{DR}	0		100	0		150	0		200	ns
t _{su} (PSEN-D)	Data setup time after PSEN	t _{HD}			250			350			500	ns
t _{su} (R-D)	Data setup time after RD	t _{HD}			250			350			500	ns
t _{su} (A-D)	Data setup time after address	t _{AD}			400			650			950	ns
t _{su} (PHOG-D)	Data setup time after PHOG	t _{PR}			650			700			810	ns
t _H (PHOG-D)	Data hold time before PHOG	t _{PF}	0		150	0		150	0		150	ns

Note 1: The input voltages are V_{IL} = 0.45V and V_{IH} = 2.4V.

MITSUBISHI MICROCOMPUTERS
M5L8049-XXXP,P-8,P-6
M5L8039P-11,P-8,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = V_{DD} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise noted)

Symbol	Parameter	Alternative symbol	Limits									Unit
			M5L8049 AAXP M5L8039 P-11			M5L8049 AAXP B M5L8039 P-8			M5L8049 AAXP U M5L8039 P-6			
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_w(\text{ALE})$	ALE pulse width	t_{LL}	150			300			400			ns
$t_d(\text{A-ALE})$	Delay time, address to ALE signal	t_{AL}	70			120			150			ns
$t_v(\text{ALE-A})$	Address valid time after ALE	t_{LA}	50			70			80			ns
$t_w(\text{PSEN})$	PSEN pulse width	t_{CC}	300			500			700			ns
$t_w(\text{RD})$	RD pulse width	t_{CC}	300			500			700			ns
$t_d(\text{W})$	WR pulse width	t_{CC}	300			500			700			ns
$t_v(\text{Q-W})$	Delay time, data to WR signal	t_{DW}	250			380			500			ns
$t_d(\text{W-Q})$	Data valid time after WR	t_{WQ}	40			80			120			ns
$t_d(\text{A-W})$	Delay time, address to WR signal	t_{AW}	200			220			230			ns
$t_d(\text{AZ-H})$	Delay time, address disable to RD signal	t_{AH}	10			5			0			ns
$t_d(\text{AZ-PSEN})$	Delay time, address disable to PSEN signal	t_{APC}	10			5			0			ns
$t_d(\text{PC-PROG})$	Delay time, port control to PROG signal	t_{CP}	100			105			110			ns
$t_v(\text{PROG-PC})$	Port control valid time after PROG	t_{PC}	60			100			130			ns
$t_d(\text{Q-PROG})$	Delay time, data to PROG signal	t_{DP}	200			210			220			ns
$t_v(\text{PROG-Q})$	Data valid time after PROG	t_{PD}	20			45			65			ns
$t_w(\text{PROG-L})$	PROG low pulse width	t_{PP}	700			1150			1510			ns
$t_d(\text{Q-ALE})$	Delay time, data to ALE signal	t_{PL}	150			300			400			ns
$t_v(\text{ALE-Q})$	Data valid time after ALE	t_{LP}	20			100			150			ns


Note 2: Conditions of measurement: control output $C_L = 80\text{pF}$

data bus output: port output $C_L = 100\text{pF}$, $t_L = 10\text{M}\Omega$


1: Refer to circuit for the output output voltages are low level: 0.8V and high level: 2.5V

TIMING DIAGRAM


Read from External Data Memory



Write to External Data Memory



Instruction Fetch from External Program Memory



Port 2

